An adaptive cache coherence scheme for hierarchical shared-memory multiprocessors
Document Type
Conference Proceeding
Date of Original Version
1-1-1990
Abstract
This paper considers a large scale, cache-based multiprocessor that is interconnected by a hierarchical network such as hierarchical buses or a multistage interconnection network (MIN). An adaptive cache coherence scheme for the system is proposed based on a hardware approach that handles multiple shared reads efficiently while reducing the network traffic. The new protocol allows multiple copies of a shared data block in the hierarchical network, but minimizes the cache coherence overhead by dynamically partitioning the network into sharing and non-sharing regions based on program behaviors. The new cache coherence scheme effectively utilizes the bandwidth of the hierarchical networks and exploits the locality properties of parallel algorithms. The simulation results show that the new protocol gives 15% to 30% performance improvement over some existing cache coherence schemes for the similar systems over a wide range of workload parameters.
Publication Title, e.g., Journal
Proceedings of the 2nd IEEE Symposium on Parallel and Distributed Processing 1990, SPDP 1990
Citation/Publisher Attribution
Yang, Qing, G. Thangadurai, and Laxmi N. Bhuyan. "An adaptive cache coherence scheme for hierarchical shared-memory multiprocessors." Proceedings of the 2nd IEEE Symposium on Parallel and Distributed Processing 1990, SPDP 1990 (1990): 318-325. doi: 10.1109/SPDP.1990.143556.