Concurrent error detection in arithmetic and logical operations using Berger codes
Date of Original Version
A novel approach to designing concurrent-error-detecting arithmetic and logic units using Berger code is presented. Several theorems are developed on Berger check predictions for arithmetic and logical operations. Specifically, the Berger check prediction is proposed for additions and subtractions with unsigned numbers as well as signed numbers. Berger check prediction for 16 logical operations and shift operations, multiplication, and division are given. The proposed scheme may provide a considerable saving in the hardware logic (or chip area) in implementing a self-checking arithmetic logic unit (ALU) and may ultimately make feasible a single-chip self-checking microprocessor or reduced-instruction-set-computer (RISC) design.
Proceedings - Symposium on Computer Arithmetic
Lo, Jien Chung, Suchai Thanawastien, and T. R. Rao. "Concurrent error detection in arithmetic and logical operations using Berger codes." Proceedings - Symposium on Computer Arithmetic , (1989): 233-240. https://digitalcommons.uri.edu/ele_facpubs/838